This is a staging site. Uploads will not persist. Testing only.
verilog
Icarus verilog compiler (transitional package)
Description
Icarus Verilog is intended to compile all of the Verilog HDL as described in the IEEE-1364 standard. It is not quite there yet. It does currently handle a mix of structural and behavioral constructs. The compiler can target either simulation, or netlist (EDIF). This is a dummy transitional package that will ensure a proper upgrade path. This package may be safely removed after upgrading.Upload more screenshots
Please help extend the collection of screenshots. Just make a screenshot and upload it here. You don't need to register or anything.
Upload a screenshotHint: upload an image here from your clipboard with Ctrl-V
Homepage
Install this software package
If the package is available for the distribution you are currently using on your computer then install the software by clicking on…
Install verilog